Minority carrier lifetime and Suns-Voc measurements are well-accepted methods for characterization of solar cell devices. We use these methods, with an instrument from Sinton Consulting, as we fabricate and optimize state-of the-art all hot-wire chemical vapor deposition (HWCVD) silicon heterojunction (SHJ) devices. For double-sided SHJ devices, lifetime measurements were performed immediately after hydrogenated amorphous silicon (a-Si:H) deposition of the front emitter and back base contacts on a Silicon wafer, and also after indium tin oxide (ITO) deposition of transparent conducting oxide contacts. We report results of minority carrier lifetime measurements for double-sided p-type Si heterojunction devices and compare Suns-Voc results to Light I-V measurements on 1-cm 2 solar cell devices measured on an AM1.5 calibrated XT-10 solar simulator.
INTRODUCTION
Amorphous silicon heterojunction based solar cells have excellent properties of both passivation of the crystalline Silicon (c-Si) surface enabling bulk minority carrier lifetime measurement and emitter/base current conduction capability.
These properties of the SHJ on c-Si permit process optimization using the method of photoconductive decay (PC D) lifetime measurements and analysis because one can learn critical information about the final cell properties very early in the fabrication process. We found that there is good agreement between the final cell open circuit voltage (Voe) from light current-voltage (UV) measurement and implied Voc derived from minority carrier lifetime measurement and analysis. Thus, we can screen our cells against process problems before lengthy final processing of cells is performed. Minority carrier lifetimes greater than 1 ms on p-type FZ and CZ wafers have been measured, which indicates well-passivated surfaces by HWCVD a-Si:H.
The excellent surface passivation capability of as deposited a-Si:H by HWCVD enables the use of minority All the SHJ a-Si:H films reported here were deposited by HWCVD in a multi-chamber system for isolation of cross contamination.
The basis of HWCVD is the thermal catalytic deposition of silane, Hydrogen, and dopants for the growth of intrinsic and doped a-Si:H layers. We use both Tantalum and Tungsten filaments for intrinsic and doped layers, spaced 5 cm from the substrate at a deposition pressure of 10 mTorr and 60-70 mTorr, respectively.
Pure silane is used for intrinsic a-Si:H (a-Si:H(i» at a substrate heater temperature of 100°C. Gas mixtures of approximate compositions 1:1:17 SiH4:5%PH3-in-H2:H2 (a-Si:H(n» and 1 :4:40 SiH4:2.5%B2Hs-in-H2:H2 (a-Si:H(p» were used for our doped a-Si:H layers at a substrate heater temperature of 200°C and 250°C, respectively.
Optimized layer thicknesses are 3 nm for a-Si:H(i) and 4-6 nm for doped a-Si:H depending upon whether the layer is the front emitter or back base contact. It is critical to avoid cross contamination of the dopants and to avoid damaging the c-Si/a-Si:H(i) interface by ion bombardment or Silicon epitaxial growth.
In the case of p-type based SHJ devices, the cell structure is grid/ITO/a-Si:H(n,i)/c-Si(p)/a-Si:H(i,p)/ITO(or no ITO)/metal with either indium tin oxide (ITO) and metal contact or metal contact directly to the a-Si:H(p) layer (Fig. 1) . In our heterojunction development we have used double-sided laboratory textured and commercial polished Fig. 1 . Cross-sectional diagram of double-sided silicon heterojunction solar cell device for p-type textured crystalline silicon base. p-type FZ and CZ c-Si wafers cleaned using both standard clean [2] (RCA process) or modified standard cleaning processes common to the integrated circuits industry [3] . The finished solar cell area is approximately 1-cm 2 with a front grid shadow loss around 5% on top of the thermally evaporated ITO. Routine LlV measurements were performed on an AM1.5 calibrated XT-10 solar simulator, and official LlV measurements were performed by the ISO-17025 accredited PV Performance Characterization Team of NREL. After a-Si:H and ITO deposition lifetime measurements were performed using a Sinton WCT-Boule photoconductivity decay technique lifetime measurement and analysis system. This system is calibrated routinely and we use the standard infra-red-pass filter (RG-850) to ensure uniform excess carrier injection deep into the wafer bulk. Our interpretation of transient mode lifetime results comes from the interpretation of the lifetime at zero excess carrier density using a linear fit of the Auger corrected lifetime as a function of excess carrier density provided by the Sinton PCD lifetime system [4] . Suns-Voe measurements were performed on finished cells using the Sinton Consulting Suns-Voe measurement system in standard configuration [5] .
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RESULTS
We measure lifetime of every cell we fabricate both after a-Si:H deposition on both sides and after ITO deposition. [6] . Our anneal takes place during ITO deposition in a reactive oxygen ambient at a substrate temperature of 180°C for 30 min. Often times we see an improvement after ITO deposition, although this is not always the case as there are many factors affecting the Voe of these devices. One complicating factor in this analysis for our research size cells is that the lifetime measurement is an average measurement for nearly the whole sample area and the LlV measurement is performed with a shadow mask defined 1-cm 2 cell area. The implied Voc derived from the Sinton lifetime measurement (Fig. 3) and is an accurate measure of potential solar cell LlV response when measured in the transient mode for double-sided SHJ devices. By applying the a-Si:H structure to both sides of the crystalline silicon we passivate the surfaces very well, as shown in Fig. 2 where the Voe is grouped between 650-690 mV in this short series. 
